


[illegible]

FIG. 2



To Multiple Destinations





FIG. 4




(A)



4B/5B encoding scheme			
Control Input		10-bit Encoded Control Codeword	
HEX DATA	Binary Data		
1	0001	11111 11111	
2	0010	01101 01101	
3	0011	01101 11001	
4	0100	11111 00100	
5	0101	01101 00111	
6	0110	11001 00111	
7	0111	11001 11001	
8	1000	00100 00100	
9	1001	00100 11111	
A	1010	00100 00000	
B	1011	00111 00111	
C	1100	00111 11001	
D	1101	00000 00100	
E	1110	00000 11111	
F	1111	00000 00000	

FIG. 6



(B) P1/P2, M1, L1/L2 values

P1/P2=00 - CBR - constant bit rate; scheduled data packet
P1/P2=01 - VBR - variable bit rate; scheduled data packet
P1/P2=10 - "Best Effort"; non-scheduled data packet
P1/P2=11 - Rescheduled data packet
M1=0 - point-to-point packet (one destination)
M1=1 - multicast packet (multiple destinations)
L1/L2=00 - <u>first data packet location</u> in the flow - compute a schedule
L1/L2=01 - <u>middle data packet location</u> in the flow - same as previous schedule
L1/L2=10 - <u>last data packet location</u> in the flow - same as previous schedule
L1/L2=11 - decode packet address and schedule it <u>regardless of its location</u>

FIG
DECLASS




FIG. 8

L1/L2 = 11 or 00 - compute switch route and schedule
L1/L2 = 01 or 10 - Use previously computed schedule




FIG. 9




FIG. 10





FIG. 11



GODS

GODS

- 61

61

62

62

63

63

⋮

```

graph TD
    Start(( )) --> D1{36D-11  
Receive  
common time reference  
002 tick = end-of-TF}
    D1 -- Y --> P1[36D-13  
•Increment the transmit buffer  $B_i$   
index  $i$  modulo  $k'$ ;  $i:=i+1 \bmod k'$   
•Reset the time slot counter]
    P1 --> D1
    D1 -- N --> D2{36D-12  
Receive  
slot clock 64 tick  
that is associates  
with  $B_i$ }
    D2 -- Y --> P2[36D-14  
•Increment the time slot counter]
    P2 --> D2
    D2 -- N --> D3{36D-15  
The time slot counter value to determine whether or not a scheduled data unit should be  
forwarded out of  $B_i$  according the scheduling information in input schedule message - 62:}
    D3 --> End(( ))

```

36D-11
Receive
common time reference
002 tick = end-of-TF

36D-13
•Increment the transmit buffer B_i
index i modulo k' ; $i:=i+1 \bmod k'$
•Reset the time slot counter

36D-12
Receive
slot clock 64 tick
that is associates
with B_i

36D-14
•Increment the time slot counter

36D-15
The time slot counter value to determine whether or not a scheduled data unit should be
forwarded out of B_i according the scheduling information in input schedule message - 62:

$< B_i, I\#, O\#, POS=1, P1/P2, S(s1, s2, \dots)$
(list of schedule time slots - for each data unit) $> \dots$

$< B_i, I\#, O\#, POS=2, P1/P2, S(s1, s2, \dots)$
(list of schedule time slots - for each data unit) $> \dots$

The time slot counter value to determine whether or not a scheduled data unit should be forwarded out of B_i according the scheduling information in input schedule message - 62:


$< B_i, I\#, O\#, POS=1, P1/P2, S(s1, s2, \dots)$
 ((list of schedule time slots - for each data unit) > ...
 $< B_i, I\#, O\#, POS=2, P1/P2, S(s1, s2, \dots)$
 ((list of schedule time slots - for each data unit) > ...

FIG. 14

The following phases - typically, each phase takes one time frame (TF):

<p>Phase 1) $TF(t)$ - receive data packet, route (FIG. 8, computation steps 35-01 to 35-04), and schedule (FIG. 11, computation steps 36-03 to 36-07)</p>	<p>Possibly more times for rescheduling of: VBR, MCST (multicast) and "Best Effort" - after receiving <u>Input reject message 63</u></p>
<p>Phase 2) $TF(t+1)$ - the packet scheduling and rescheduling controller 36A sends an <u>input request message 61</u> (FIG. 12) to switch scheduling controller 60. The switch scheduling controller 60 computes the schedule and returns <u>input schedule message 62</u> to the select buffer and congestion controller 36D.</p>	
<p>Phase 3) $TF(t+2)$ - The select buffer and congestion controller 36D forwards the data units to the output port 40 via <u>switching fabric 50</u> according to the <u>input schedule message 62</u></p>	
<p>Phase 4) $TF(t+3)$ - The output port 40 forward the data packet received during $TF(t+2)$ via the serial transmitter 49.</p>	

FIG. 15



Scheduling and
possibly more TFs
for rescheduling of:
VBR and "Best Effort" -
after receiving
Input reject message 63


FIG. 16

Switching operation:

(use the fabric schedule message 64, which is the union of all input schedule messages 62)

At time slot $65t$ in which $S(i,j,t)=1$:

Input port i will be connected to output port j




Fabric controller:

$S(i,j,t)$ - switching matrix for every time slot $65t$ (in each time frame, time cycle and super cycle) - see FIG. 27, the matrix defines which input i should be connected to output j .

- 1. At every time slot an input port can be connected to one or more output ports (multicast - MCST)
- 2. At every time slot an output port can be connected to at most one input port (this can be relaxed if needed)

FIG. 17



```

graph TD
    Start([Start]) --> Receive{Receive  
time slot 65  
tick - end-of-data unit}
    Receive -- Y --> Reassemble[• Reassemble data unit  
into data packets  
• At even TF into  
the even part of  
the queue  
• At odd TF into  
the odd part of  
the queue]
    Receive -- N --> EndOfPacket{End of data packet  
detected}
    Reassemble --> EndOfPacket
    EndOfPacket -- Y --> Mark[• Mark data packet  
as completed  
for the output  
scheduling controller]
    EndOfPacket -- N --> Receive
    Mark --> End([End])


```

- Reassemble data unit into data packets

- At even TF into the even part of the queue
- At odd TF into the odd part of the queue

**of data packet
detected**

- Mark data packet as completed for the output scheduling controller



```


graph TD
    Start(( )) --> 60-01{60-01 Receive common time reference 002 tick - end-of-TF}
    60-01 -- N --> Start
    60-01 -- Y --> 60-02[60-02 In each time frame use the input schedule request messages 61 from all the input ports (see FIG. 7) to compute (see FIGS. 21-23) and send the following:]
    60-02 --> 60-03[60-03 - 1. input schedule message 62 - sent to the select buffer and congestion controller 36D  
- 2. input reject message 63 - sent to the packet scheduling and rescheduling controller 36A  
- 3. fabric schedule message 64 with request ID - sent to the switch fabric 50 (each schedule message includes a schedule for each data unit)]

```

- 1. input schedule message 62 - sent to the select buffer and congestion controller 36D
- 2. input reject message 63 - sent to the packet scheduling and rescheduling controller 36A
- 3. fabric schedule message 64 with request ID - sent to the switch fabric 50 (each schedule message includes a schedule for each data unit)

FIG. 21

there are n slots for scheduling the transfer through the fabric of N data units in a time frame: $n \Rightarrow N$



60 (Switch scheduler - FIG. 1)




FIG. 23

60-10

61

Compute schedule for each data unit in the:

Input request message - 61: $\langle B_i, I\#, O\#, POS=1, P1/P2, S \rangle$
 $\langle B_i, I\#, O\#, POS=2, P1/P2, S \rangle$
 One request for every switched
 packet Thus, multiple requests for multicast packet

Given:

For $TF(t+1)$ there are two vectors size n (slots) for switching from input to output:

$I[t,s]$ ($1 \leq s \leq n$) for the input port, and
 $O[t,s]$ ($1 \leq s \leq n$) for the output port

Initialization:

At the beginning of the schedule computation of each time frame: $I[t,s] = O[t,s] = 0$ ($1 \leq s \leq n$)

Compute:

For slot $s=1$ to n find the first slot that is available in both $I[t,s] = 0$ and $O[t,s] = 0$, then DO:

- $I[t,s] = O[t,s] := 1$
- s is the slot number in which the data unit should be transferred from input, $I\#$, to output, $O\#$, through the fabric 50

FIG. 24




FIG. 26





FIG. 27

Mapping: (p-in, w-in, t-in, c-in) TO (p-out, w-out, t-switch, c-switch t-out, c-out)



Time frame switching for a given: p-in 2700

	Time Cycle 1	Time Cycle 2	Time Cycle l
<div> <div>c-in</div> <div>t-in</div> </div> <div>TF-R1</div>			
TF-R2			
TF-R3		(p-out, w-out, t-switch, c-switch t-out, c-out)	
TF-R4			
TF-G1			
TF-G2			
TF-G3			
TF-G4			

"Color"

R

w-in

(see FIG. 26)

"Color"

G

w-in

FIG. 28




FIG. 29

2900

WDM basic property:

The source of any wavelength ($W1$, $W2$, and $W3$) in any time frame can come from any input port, $1 \leq i, j, k, l, m, n, o, p, q \leq N$.




FIG. 30

Optical switching & forwarding of time frames

Mapping: (*p-in, w-in, t-in, c-in*) TO (*p-out, w-out, t-out, c-out*)

3010 / 3020

<i>p-in</i> - input port #	<i>p-out</i> - output port #
<i>w-in</i> - input wavelength (color)	<i>w-out</i> - output wavelength (color)
<i>t-in</i> - time frame # in (within a time cycle)	<i>t-out</i> - time frame # out (within a time cycle)
<i>c-in</i> - time cycle # in (within a super cycle)	<i>c-out</i> - time cycle # out (within a super cycle)

Basic principle: In every time frame within a time cycle and within a super cycle, an input wavelength is switched to a selected defined subset of out-going optical channels

3030 /

Super cycle with 4 time cycles

<i>c-in-1</i>				<i>c-in-2</i>	<i>c-in-3</i>	<i>c-in-4</i>
<i>t-in-1</i>						
<i>t-in-2</i>					<i>p-out, w-out</i> <i>t-out, c-out</i>	
<i>t-in-3</i>						
<i>t-in-4</i>						

Time cycle with 4 time frames

Table for a given: *w-in* and *p-in*

3000 /

Common Time Reference - CTR






FIG. 33

Switching principle: From any TF of any Channel at any Input
To (predefined TF of any Channel at any Output)

[The predefined TF is either:

- immediate: next TF, or

- non-immediate: after two, three or more TFs]



Common Time Reference - CTR/UTC 002





FIG. 35



Alignment Subsystem for Channel j at Input Port i
 with a Plurality of Time Frame Queues

FIG. 36

3600

TF Alignment of UTR(i) to UTC - with three input queues - principle of operation:

The same queue is not used simultaneously for:

1. Receiving data packets from the serial link, and
2. Forwarding data packets to the switch





FIG. 37




FIG. 38




FIG. 39




FIG. 40




FIG. 41




FIG. 42





FIG. 43



OUTPUT FOR k ($1 \leq k \leq 10$)




FIG. 46





FIG. 47



G. 49

(A)

(B)

Straight Connection of a 2-by-2 Switching Block

Cross Connection of a 2-by-2 Switching Block





FIG. 50

(A)

Switching elements	Multistage	Crossbar
	$a \cdot N \cdot \lg_a N$	N^2
For $N=256$, $a=4$	4K	64K
For $N=1024$, $a=4$	20K	1,000K

